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Abstract. Complex integrated systems contain more and
more on-chip components which exchange data and access
memories via buses. To consider parasitic effects on bus
structures during the early design phase appropriate mod-
els and wiring methods must be available. A RC-Pi model
is proposed to model the load of a bus driver cell that also
considers capacitive coupling between the signal lines. On
the basis of simple estimations it is shown under what con-
ditions the inﬂuence of inductance on the bus is negligible.
Furthermore a method to consider inductive effects is shown.
An early consideration of parasitic effects on global inter-
connect structures and an assertion which effects have to be
considered is mandatory to effectively estimate the behavior
of wires. Hence it also helps to avoid wrong assumptions.
1 Introduction
In novel technologies the performance and speed of inte-
grated systems is increasingly dominated by on-chip inter-
connects. Hierarchical design approaches are used to deal
with the complexity of whole Systems-on-Chip. Several sys-
tem parts are developed independent. This is also necessary
for enabling the possibility to reuse system parts or modules
from previous developed systems. Bus systems are used for
inter block communication. Physically a bus is a bundle of
parallel routed wires. The bus structure, i.e. the two dimen-
sional cross section of a bus should be deﬁned while the log-
ical top level design is done. The topology of a bus can be
extracted from a ﬂoorplanning step. Hence, an early per-
formance estimation of a bus structure is possible. Such an
approach requires accurate bus models which consider also
capacitive coupling effects. This results from the fact that
the capacitance of minimal dimensioned buses is dominated
by the coupling capacitances. The validity and reliability of
the model has been investigated. An easy method to decide
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if inductance has to be considered is shown. To accurately
simulate inductive effects a partial element equivalent circuit
(PEEC) model (Ruehli, 1972) is used. But unlike in Gala et
al. (2000) our proposal is to use model order reduction.
2 RC-load model
A modeling approach is used which decouples the typical
nonlineardriverbehaviorandthelinearnetworkofbuswires.
The load for the driver caused by the bus is described in a π-
model for this purpose. The structure and complexity of the
load model is independent from the complexity of the bus
structure, i.e. the topology and number of branches. Thus
the model permits an integrative algorithm to determine the
drivers’ output signals. It should be possible to determine the
output signals of all branches of the linear network after the
drivers’ output signals, i.e. the bus input signals are known.
A π-model which describes the load admittance of the
driver was presented in Tahedl and Pﬂeiderer (2003). The
model is based on the ﬁrst three moments of the bus admit-
tance where an estimation of the bus length for all branches
and the positions of nodal points is required. The model
is an extension to the model presented in O’Brien and
Savarino (1989) from single wires to capacitive coupled in-
terconnect buses. Compared to interconnect models where
a Thevenin model is used for driver modeling, every model
for the driver’s nonlinear behavior is possible. Because the
Thevenin resistance is often unknown, it is preferred to use
timing libraries in early stages of design (Sheehan, 2002), es-
pecially when analog simulations with Spice or Spectre are
not applicable.
2.1 Model computation
The derivation of the model was presented in Tahedl and
Pﬂeiderer (2003). The used π-model is depicted in Fig. 1.
The model is fully described with three parameter matrices
Cn, Cf and Rπ. To compute these matrices the ﬁrst three
admittance moments of the bus structure are matched to the212 J. Rauscher et al.: Consideration of parasitic effects on buses during early IC design stages
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Figure 1: Capacitive coupled RC-p-model
e.g. vias between metal layers. The ﬁrst three admittance moments of a lumped element or a distributed segment depends
on the respective capacitance and resistance matrices as well as the ﬁrst three admittance moments of the load to the
element under consideration. Additionally, of course, the moments of a segment depends on the segment length. This
dependencies cause a recursive computation of the ﬁrst three admittance moments of a bus structure. The computation is
started at every far-end of the structure. At a nodal point the respective admittance moments of the branches are summed
up.
A mathematical simulation approach is suggested instead of the more physical representation depicted in ﬁgure 1.
The physical representation may result in negative capacitances. Additionally some current driven voltage sources are
necessary. However, the passivity of the model is proven mathematically.
2.2 Model Validity and Accuracy
The p-model is valid as long as the bus is sufﬁciently short. It is assumed that this is true due to the application of repeater
insertion algorithms for performance optimization. Anyhow, if reversely scaled buses are used where inductive effects
are still negligible or repeater insertion is not applied, an approach for computing a feasible model is presented in [3].
Therefore a speciﬁc saturation length is required where the driver delay saturates. This length strongly depends on the
driver’s output waveform and can differ for each wire in the bus. The bus is modeled as a bus with open ended wires with
saturation length. No closed form expression for the saturation length was derived by now.
Model validity depends on the knowledge of the saturation length and on a statement that inductive effects are negli-
gible. If the model validity can be proven, the accuracy of the load estimation is deﬁned by the accuracy of the structure
prediction and by the order of modeling accuracy. For example in a ﬁrst step the same layer could be assumed for the
whole tree without any vias. In some further steps informations on different layers as well as lumped models for vias or
bends may be available. The model accuracy depends on the knowledge of the three-dimensional interconnect structure
and the model is suitable through all stages of a circuit design process from ﬁrst performance analysis steps to analysis
of ﬁnal extracted structures and for performance checks before tape-out. As long as the model is valid no differences
compared to simulations with long RC-chains are recognizable.
2.3 Bus Example
It is possible to estimate the driver delay in early design stages because the inﬂuence of wires in the adjacent layers of
a bus structure on the driver delay is almost negligible (< 4%). This was shown on the example of a bus in a complex
environment. Therefore two cases of wire densities in adjacent layers were assumed. For the two cases the technology
speciﬁc limits for the metal density were chosen. The dependency of the driver delay from the switching condition in
adjacent wires of the bus is depicted in ﬁgure 2.
3 Inductive Effects
Inductive effects have to be considered as a general rule only for long and wide wires which typically can be found in the
upper metal layers. Essentially this results from the low resistance and hence the low damping of the wires. A couple of
formulas to decide when on-chip inductance has to be considered, especially for transmission lines, are well known. In
the following we modiﬁed a formula [6] to use values of lumped elements.
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Fig. 1. Capacitive coupled RC-π-model.
ﬁrst three admittance moments of the model. Consequently
Cn, Cf and Rπ depend on the bus structures ﬁrst three admit-
tance moments. A bus is modeled by piecewise homogenous
segments and lumped elements, e.g. vias between metal lay-
ers. The ﬁrst three admittance moments of a lumped element
or a distributed segment depends on the respective capaci-
tance and resistance matrices as well as the ﬁrst three ad-
mittance moments of the load to the element under consid-
eration. Additionally, of course, the moments of a segment
depends on the segment length. This dependencies cause a
recursive computation of the ﬁrst three admittance moments
of a bus structure. The computation is started at every far-end
of the structure. At a nodal point the respective admittance
moments of the branches are summed up.
A mathematical simulation approach is suggested instead
of the more physical representation depicted in Fig. 1. The
physical representation may result in negative capacitances.
Additionally some current driven voltage sources are neces-
sary. However, the passivity of the model is proven mathe-
matically.
2.2 Model validity and accuracy
The π-model is valid as long as the bus is sufﬁciently short.
Itisassumedthatthisistrueduetotheapplicationofrepeater
insertion algorithms for performance optimization. Anyhow,
if reversely scaled buses are used where inductive effects are
still negligible or repeater insertion is not applied, an ap-
proach for computing a feasible model is presented in Tahedl
and Pﬂeiderer (2003). Therefore a speciﬁc saturation length
is required where the driver delay saturates. This length
strongly depends on the driver’s output waveform and can
differ for each wire in the bus. The bus is modeled as a
bus with open ended wires with saturation length. No closed
formexpressionforthesaturationlengthwasderivedbynow.
Model validity depends on the knowledge of the saturation
length and on a statement that inductive effects are negligi-
ble. If the model validity can be proven, the accuracy of the
load estimation is deﬁned by the accuracy of the structure
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Figure 2: Dependency of the driver delay on the switching condition in adjacent wires of a bus. The delay is plotted for
two cases of wire densities in adjacent metal layers where the technology speciﬁc limits for the cases of metal density
were chosen. The patterns are sorted by the worst case driver delay for each switching direction on the victim wire.
The right side of the inequality considers the damping. The left side in principle the relation between the transition time
at the driver input and two times the time of ﬂight. The left side of the condition is only valid if the width of the transistor
is chosen to match the impedance of the signal line or to be smaller. This is true in most practical cases, because wider
transistors are unwanted and lead to overshoots. Therefore inductance can be neglected as long as this inequality is not
fulﬁlled. To get the parametersof the resistance and inductanceports can be deﬁned at the driverside of the signal line. At
the receiver input the signal line can be shorted and the impedance can be obtained. As we will show later this is accurate
enough to decide if inductance has to be considered for the early design phase.
For an accurate simulation the actual current loop must be considered. During a switching operation of a driver the
coupling capacitors to Vdd or Ground along a signal line will be charged. Respectively the opposite capacitors will be
discharged. Hencethecurrentloopwill beshorterthanassumedbefore. Theeffectivecurrentloopis frequencydependent.
Further it depends on switching events, the resulting voltage ﬂuctuations of nearby gates, the decoupling capacitors and
even the package. For this reason we decided to simulate a structure similar to the one depicted in ﬁgure 3. It’s based on
the forecasts of a 53nm copper technology from the ITRS roadmap [7]. We considered a three layer power and ground
grid with a bus on the uppermost layer like in [2]. But our approach is to use model order reduction which is considered
unsuitable in [2] for the fully-dense matrix of their model.
Figure 3: Three layer power/groundgrid with 8 signal lines on the uppermost layer.
3.1 Inductance Extraction
In order to get a PEEC model we used a precorrected-fast-Fourier-transform (FFT) approach [8] to simulate the on-
chip inductance. The merits of this method are that the dense inductance matrix is not calculated explicitly, but a very
accurate and fast computationof the productof the inductancematrix with a givenvector is provided. Further this method
doesn’t suffer the problems of other sparsiﬁcation techniques which are also described in detail in [8]. It considers all
mutual partial inductances and is based on accurate partial inductance formulas. For the partial self-inductancewe use the
formula from [1].
3
Fig. 2. Dependency of the driver delay on the switching condition
in adjacent wires of a bus. The delay is plotted for two cases of
wiredensitiesinadjacentmetallayerswherethetechnologyspeciﬁc
limits for the cases of metal density were chosen. The patterns are
sorted by the worst case driver delay for each switching direction
on the victim wire.
prediction and by the order of modeling accuracy. For ex-
ample in a ﬁrst step the same layer could be assumed for the
whole tree without any vias. In some further steps informa-
tions on different layers as well as lumped models for vias
or bends may be available. The model accuracy depends on
the knowledge of the three-dimensional interconnect struc-
ture and the model is suitable through all stages of a circuit
design process from ﬁrst performance analysis steps to anal-
ysis of ﬁnal extracted structures and for performance checks
before tape-out. As long as the model is valid no differences
compared to simulations with long RC-chains are recogniz-
able.
2.3 Bus example
It is possible to estimate the driver delay in early design
stages because the inﬂuence of wires in the adjacent layers
of a bus structure on the driver delay is almost negligible
(< 4%). This was shown on the example of a bus in a com-
plex environment. Therefore two cases of wire densities in
adjacent layers were assumed. For the two cases the technol-
ogy speciﬁc limits for the metal density were chosen. The
dependency of the driver delay from the switching condition
in adjacent wires of the bus is depicted in Fig. 2.
3 Inductive effects
Inductive effects have to be considered as a general rule only
for long and wide wires which typically can be found in the
upper metal layers. Essentially this results from the low re-
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Figure 2: Dependency of the driver delay on the switching condition in adjacent wires of a bus. The delay is plotted for
two cases of wire densities in adjacent metal layers where the technology speciﬁc limits for the cases of metal density
were chosen. The patterns are sorted by the worst case driver delay for each switching direction on the victim wire.
The right side of the inequality considers the damping. The left side in principle the relation between the transition time
at the driver input and two times the time of ﬂight. The left side of the condition is only valid if the width of the transistor
is chosen to match the impedance of the signal line or to be smaller. This is true in most practical cases, because wider
transistors are unwanted and lead to overshoots. Therefore inductance can be neglected as long as this inequality is not
fulﬁlled. To get the parametersof the resistance and inductanceports can be deﬁned at the driverside of the signal line. At
the receiver input the signal line can be shorted and the impedance can be obtained. As we will show later this is accurate
enough to decide if inductance has to be considered for the early design phase.
For an accurate simulation the actual current loop must be considered. During a switching operation of a driver the
coupling capacitors to Vdd or Ground along a signal line will be charged. Respectively the opposite capacitors will be
discharged. Hencethecurrentloopwill beshorterthanassumedbefore. Theeffectivecurrentloopis frequencydependent.
Further it depends on switching events, the resulting voltage ﬂuctuations of nearby gates, the decoupling capacitors and
even the package. For this reason we decided to simulate a structure similar to the one depicted in ﬁgure 3. It’s based on
the forecasts of a 53nm copper technology from the ITRS roadmap [7]. We considered a three layer power and ground
grid with a bus on the uppermost layer like in [2]. But our approach is to use model order reduction which is considered
unsuitable in [2] for the fully-dense matrix of their model.
Figure 3: Three layer power/groundgrid with 8 signal lines on the uppermost layer.
3.1 Inductance Extraction
In order to get a PEEC model we used a precorrected-fast-Fourier-transform (FFT) approach [8] to simulate the on-
chip inductance. The merits of this method are that the dense inductance matrix is not calculated explicitly, but a very
accurate and fast computationof the productof the inductancematrix with a givenvector is provided. Further this method
doesn’t suffer the problems of other sparsiﬁcation techniques which are also described in detail in [8]. It considers all
mutual partial inductances and is based on accurate partial inductance formulas. For the partial self-inductancewe use the
formula from [1].
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Fig. 3. Three layer power/ground grid with 8 signal lines on the
uppermost layer.
formulas to decide when on-chip inductance has to be con-
sidered, especially for transmission lines, are well known. In
the following we modiﬁed a formula (Ismail and Friedman,
2001) to use values of lumped elements.
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The right side of the inequality considers the damping. The
left side in principle the relation between the transition time
at the driver input and two times the time of ﬂight. The left
side of the condition is only valid if the width of the transistor
is chosen to match the impedance of the signal line or to be
smaller. This is true in most practical cases, because wider
transistors are unwanted and lead to overshoots. Therefore
inductance can be neglected as long as this inequality is not
fulﬁlled. To get the parameters of the resistance and induc-
tance ports can be deﬁned at the driver side of the signal line.
At the receiver input the signal line can be shorted and the
impedance can be obtained. As we will show later this is ac-
curate enough to decide if inductance has to be considered
for the early design phase.
For an accurate simulation the actual current loop must
be considered. During a switching operation of a driver the
coupling capacitors to Vdd or Ground along a signal line will
be charged. Respectively the opposite capacitors will be dis-
charged. Hence the current loop will be shorter than assumed
before. The effective current loop is frequency dependent.
Further it depends on switching events, the resulting voltage
ﬂuctuations of nearby gates, the decoupling capacitors and
even the package. For this reason we decided to simulate a
structure similar to the one depicted in Fig. 3. It’s based on
the forecasts of a 53nm copper technology from the ITRS
roadmap (ITRS, 2001). We considered a three layer power
and ground grid with a bus on the uppermost layer like in
Gala et al. (2000). But our approach is to use model order re-
duction which is considered unsuitable in Gala et al. (2000)
for the fully-dense matrix of their model.
3.1 Inductance extraction
In order to get a PEEC model we used a precorrected-fast-
Fourier-transform (FFT) approach (Hu et al., 2003) to sim-
ulate the on-chip inductance. The merits of this method are
that the dense inductance matrix is not calculated explicitly,
but a very accurate and fast computation of the product of the
inductance matrix with a given vector is provided. Further
this method doesn’t suffer the problems of other sparsiﬁca-
tion techniques which are also described in detail in Hu et
al. (2003). It considers all mutual partial inductances and is
based on accurate partial inductance formulas. For the partial
self-inductance we use the formula from Ruehli (1972).
3.2 Model order reduction and simulation
Using a modiﬁed nodal analysis (MNA) formulation the lin-
ear part of the model is represented as:
C˙ xn = −Gxn + BuN
iN = BTxn.
Essentially C and G are the susceptance and conductance
matrices. The vector xn consists of the MNA variables (volt-
ages and currents) and the vectors un and iN are the corre-
sponding port voltages and currents. The PRIMA (Odaba-
sioglu et al., 1998) algorithm reduces the MNA matrices to
˜ C = XTCX ˜ G = XTGX (2)
˜ B = XTB.
The matrix X spans a block Krylov subspace and can be
calculated for example with the block Arnoldi algorithm as
illustrated in Alg. 1. Therefore to obtain a reduced model
the explicit inductance matrix which is a submatrix of C is
not necessary. Only the calculation of the product of the ma-
trix C with some vectors is required in Eq. (2) and Alg. 1.
To simulate Eq. (2) together with the nonlinear elements the
MNA variables of the reduced system are interpreted as volt-
ages. The symmetric part of the matrices ˜ C and ˜ G will be
interpreted as resistors and capacitors in a SPICE netlist. The
non-symmetric part will be realized with capacitors and re-
sistors in series with a voltage controlled voltage source to
ground. The connection between the ports and the “internal”
network will be accomplished by the introduction of voltage
controlled current sources at the ports and the internal nodes.
There are different realizations imaginable, a similar realiza-
tion can be found in Heres (2003).
One drawback of the approach is that the expansions point
is set to s0 = 0. For a different expansion point s0 it is
possible to replace the G−1 in Alg. 1 by (G + s0C)−1, but
this is numerically expensive. The expansion around zero
leads to slightly bigger models than the expansion at higher
frequencies to obtain a comparable accuracy.
Algorithm 1 Block Arnoldi with double orthogonal-
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Figure 4: Simulation results of the driver output for different rise times.
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qn = ceil (q/N)
[X0,R] = qr (G−1B)
for k=1 to qn
Xk = G−1CXk−1
for np=1 to 2
for i=1 to k
Xk = Xk − Xi
 
XT
i−1Xk

end
end
[Xk,R] = qr (Xk)
end
e X =

X0,..., Xqn−1

X=
e X0,..., e Xq

3.3 Simulation results
We investigated a bus with a length of 3.5mm and the sur-
rounding powergrid. For this topology the right side of
Eq. (1) is considerably greater than 1. The left side is ap-
proximately1foratransitiontimeof100ps. Sofortransition
times larger than 100ps inductive effects should be negligi-
ble. The simulation results in Fig. 4 conﬁrm this. It is also
apparent that with a transition time of 100ps already the ﬁrst
inductive effects arise. Hence our proposed π-load model
can be deployed as long as Eq. (1) is not valid. In the other
case model order reduction can be used to get a model which
considers the inductive effects.
4 Conclusion
To analyze the output of a driver an accurate RC load model
that considers capacitive coupling has been used. As long as
inductive effects can be neglected and the bus is sufﬁciently
short the model is valid. We have demonstrated that it is pos-
sible to use simple conditions to decide whether inductance
has to be considered or not. If inductance is not negligible
a reduced PEEC model which can be realized as a simple
SPICE netlist can be used instead of the RC model.
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